High-Performance Molecular Dynamics Simulation for Biological and Materials Sciences: Challenges of Performance Portability

Ada Sedova  
National Center for Computational Sciences  
Oak Ridge National Laboratory, Oak Ridge, TN, sedovaaa@ornl.gov

John D. Eblen  
Center for Molecular Biophysics, University of Tennessee, Knoxville, TN, eblenjd@ornl.gov

Reuben Budiardja  
National Center for Computational Sciences, Oak Ridge National Laboratory, Oak Ridge, TN, reubendb@ornl.gov

Arnold Tharrington  
National Center for Computational Sciences, Oak Ridge National Laboratory, Oak Ridge, TN, arnoldt@ornl.gov

Jeremy C. Smith  
Center for Molecular Biophysics, University of Tennessee/Oak Ridge National Laboratory, Oak Ridge, TN, and Department of Biochemistry and Cellular and Molecular Biology, University of Tennessee, Knoxville, TN, smithjc@ornl.gov

Abstract—Highly-optimized parallel molecular dynamics programs have allowed researchers to achieve ground-breaking results in biological and materials sciences. This type of performance has come at the expense of portability: a significant effort is required for performance optimization on each new architecture. Using a metric that emphasizes speedup, we assess key accelerating programming components of four different best-performing molecular dynamics programs—GROMACS, NAMD, LAMMPS and CP2K—each having a particular scope of application, for contribution to performance and for portability. We use builds with and without these components, tested on HPC systems. We also analyze the code-bases to determine compliance with portability recommendations. We find that for all four programs, the contributions of the non-portable components to speed are essential to the programs’ performances; without them we see a reduction in time-to-solution of a magnitude that is insufferable to domain scientists. This characterizes the performance efficiency that must be approached for good performance portability on a programmatic level, suggesting solutions to this difficult problem, which should come from developers, industry and funding institutions, and possibly new research in programming languages.

- Index Terms—performance portability, molecular dynamics, heterogenous architectures, SIMD instructions, CUDA-C

I. INTRODUCTION

Molecular dynamics (MD) is a ubiquitously-used computational tool for a number of disciplines, from biology and biochemistry, to geochemistry, materials science and polymer physics [1], [2]. Many of MD’s algorithmic elements can be parallelized, and due to intense efforts from developers over several decades, certain MD programs have been highly successful in the high performance computing (HPC) setting [3]–[15]. However, as can be seen from the wealth of recent literature documenting porting efforts onto various HPC architectures and environments, significant amounts of development time and worker-hours were expended for each re-targeting of a particular application. These efforts are impressive and valuable, not only in the end-product they provide, but also in the knowledge gained in the porting process. However, it is also important to consider if it is possible to avoid such re-development expenses with each novel high-performance computing (HPC) hardware solution and to create optimally-performing scientific HPC applications such as MD that are more portable. Performance portability has become an important consideration in scientific computing [16], [17], and has recently been the subject of initiatives from both the U.S. Department of Energy (DOE) [16]–[18] and the National Science Foundation (NSF) [19]. If the code-base of large software applications has to be repeatedly, significantly altered for each new HPC architecture with low-level, machine-specific programming elements, an unproductive development model results. This is not simply because of the extra expenses in terms of worker-hours, but also, because the resulting code becomes more error-prone, due to shortened lifetimes, multiple authors, and therefore, fewer chances to debug, test, and improve the code over time [20]–[24]. This concern is often shared by commercial software companies.

Domain scientists may not have this background in software design; in addition, the goals of academic research and
its needs for maximal performance when faced with tight, unstable budgets may not match that of a large commercial software business, and therefore design and work-management decisions diverge from those of a commercial project. Many algorithms used in scientific programs, which are required, to a certain extent, by the theoretical description, frequently do not parallelize as easily as some of the benchmark algorithms which are the focus of vendor-supported, optimized scientific libraries [25]. Thus, domain scientists may often have to write application-specific code themselves. With these challenges in mind, we analyze the contributions to performance, and the achievement of performance portability, for four top-performing MD programs which are used for different scientific applications, using recommendations from the computer science field, and a metric that emphasizes the importance of time-to-solution. In each case, to provide a large dataset we have tested the programs on Oak Ridge Leadership Computing (OLCF) and National Energy Research Scientific Computing Center (NERSC) resources and have also supplemented these tests with some published reports from the developers. We aim to provide both an assessment, insights, and a foundation for future solutions to this difficult problem in the context of scientific computing.

II. BACKGROUND

A. Performance Portability

An application can be said to be portable if the cost of porting is less than the cost of re-writing [20]–[22]. Here, costs can include development time and personnel compensations, as well as error production, reductions in efficiency or functionality, and even less tangible costs such as worker stress or loss of resources for other projects. To quantify portability, an index has been proposed, the degree of portability (DP):

\[ DP = 1 - \left( \frac{C_P}{C_R} \right) \]

where \( C_P \) is the cost to port and \( C_R \) is the cost to rewrite the program [20]. Thus, a completely portable application has an index of one, and a positive index indicates that porting is more profitable. There are several types of portability; binary portability is the ability of the compiled code to run on a different machine, and source portability is the ability of the source code to be compiled on a different machine and then executed [20]–[22].

Performance portability (PP), a type of portability wherein the application is not only source portable to a number of computing architectures, but its performance remains within an acceptable range for these highly efficient programs, has been discussed since the 1990s [26], [27]. The focus of these and later studies has varied from the ability to change and tune the algorithms themselves for specific architectures, to the use of a certain APIs or even languages that can provide a more performance portable program [28], [29]. In the HPC context, a performance-portable scientific application could be described as one being source-portable to a variety of HPC architectures using the Linux operating system and commonly-provided compilers, while its performance remains within an acceptable range so that the program is used by domain scientists while performing competitive research in their fields.

To avoid the ambiguity in the phrase “acceptable range,” Pennycook proposed the following metric for PP [28], [30]:

\[ PP(a, p, H) = \begin{cases} \frac{|H|}{\sum_{i \in H} e_i(a, p)} & \text{if } a \text{ is supported } \forall i \in H \\ 0 & \text{otherwise} \end{cases} \]

where \( |H| \) is the cardinality of the set \( H \) of all systems used to test the application \( a, p \) are the parameters used in \( a \), and \( e_i \) is the efficiency of the application on each system \( i \in H \). Efficiency, here, is the ratio of performance of the given application to either the best-observed performance (BOP), or the peak theoretical hardware performance [30].

B. Molecular Dynamics

We focus on molecular dynamics within the Born-Oppenheimer (BO) regime: motion occurs according to classical mechanics, while forces may be calculated using any type of physics. A system, represented by atomistic units, is acted on by these forces and propagated in time using numerical integration of Newton’s equations of motion. Therefore, the time-per-step is a highly important quantity: the simulation cannot proceed with the next step until the last one is completed. A very small time-step is required (1-2 femtoseconds) for keeping the simulation from sustaining unacceptable drifts in energy [1], [31]. For adequate statistics, correlation functions used to estimate transitions often require times much longer than the de-correlation times of the physical property analyzed, [32], [33]; in addition, for analyzing relative stabilities of macromolecular conformations, a sufficient time must be simulated for the associated Boltzmann statistical distributions to be adequately sampled. The timescales required for such convergence can vary from picoseconds to seconds or above [34], while classical MD has only recently begun to approach the millisecond timescale using HPC programs. As long timescales and large systems are simulated, errors in the forces are being found which have been previously undiscovered. For instance, the adoption of highly stable but unphysical conformations over the course of several microseconds [35], and inaccurate dynamical properties unless a large amount of bulk water is modeled explicitly rather than with periodic images provided by the particle mesh Ewald (PME) method [36].

We analyze open-source, highly parallel, high-performance software that can utilize over a thousand nodes of an HPC platform to achieve state-of-the-art results in their respective areas. The four programs studied here each fulfill a specific function within MD, and are among the highest performing and most used codes in their particular areas. Fig. 1 illustrates the system size differences, and the differences in application, for NAMD, GROMACS, LAMMPS, and CP2K. NAMD is a program that is used for biomolecular simulation of large solution-state biomolecular systems (> 6 M atoms) for up to...
1 microsecond [37], [38]. GROMACS is optimal for biomolecular simulation of medium-sized (100K-6 M atom) solution-state biomolecular systems for multiple microseconds [12]. LAMMPS [39], [40] is a molecular mechanics (MM) engine that allows the application of numerous force field types. We also examine ab initio molecular dynamics (AIMD) in the BO regime, which involves the calculation of the forces on each atom using quantum mechanics, usually a self-consistent field (SCF) calculation with density functional theory (DFT) [15]. For each time step, an iterative SCF calculation has to converge before the forces can be calculated, therefore, the program involves two layers of necessarily serial algorithmic components. Furthermore, because the ab initio forces are based on a calculated electronic structure, it is the number of electrons that determines the system size, and not just the number of atoms. Here we examine CP2K [15], a BO-AIMD that can simulate thousands of atoms for tens of picoseconds, using over a thousand nodes, with the linear-scaling SCF algorithm (LS-SCF) [14].

III. REQUIRED PERFORMANCE FOR THE FOUR MD PROGRAMS

A. Classical MD Performance

MD developers have continuously pushed for increasingly shorter per-time-step execution rates. Currently, GROMACS [12] and NAMD [13] exhibit highly competitive timings per time-step. GROMACS simulation of systems under 2 million atoms are exceptionally fast, averaging about 1-2 ms per time-step and [8] allowing for up to 200 ns/day [11], [49]. The simulation of one million atoms at 200 ns/day is an impressive milestone in molecular dynamics simulations, and would have been an unfathomable goal for most researchers in past decades. NAMD uses the dedicated parallel programming library Charm++ [37], which focuses on medium-grained task distribution, and scales exceptionally well for very large systems. However, for systems under approximately 2 M atoms, the performance lags behind GROMACS, clocking about 11 ms/time-step for a 1 M atom system using 128 nodes, at which point the performance increase seems to level off. For 21 M atoms, NAMD attained about 5 ms/time-step using 4096 nodes, and for a 224 M atom system, about 40 ms/time-step using the same number of nodes, version 2.11 [50]. This translates to about 20-40 ns/day for these large systems. This benchmarking information can be difficult to compare between one report and another, when reported in ns/day (or days/ns), as the time-step taken can vary from 1-5 fs. In addition, the type of ensemble used (NVE, NVT, or NPT) affects the timing, as do the details of the PME grid-size, and whether it is employed every time-step. Some recent publications using of these programs include, for GROMACS, a simulation of a bacterial membrane model with ~200,000 atoms that was simulated for 1 μs [51], and a ~24 M atom biomass model of lignin, cellulose and associated enzymes for 1.3 μs [52], and for NAMD, a 1.1 μs simulation of a 6 million atom HBV viral capsid [53] and an HIV capsid consisting of 64 million atoms for 1.2 μs [54].

B. Classical MM Performance

LAMMPS performance can vary greatly depending upon the type of force field used, whether the system uses atoms or other types of atomistic units such as coarse-grained particles, and if there are additional aspects evaluated such as bond breaking and formation. For this reason, the program’s benchmark website includes a large number of very different systems with very different times-to-solution [55]. Performance is reported in million atom steps/sec, which is closer to the more preferable and unambiguous metric of ms(or sec)/timestep. For a one billion atom Lennard-Jones system, timings of about 0.16 and 0.25 sec/timestep have been reported using thousands of cores on either IBM Blue Gene/L at Lawrence Livermore National Lab or Red Storm at Sandia National Lab (a Cray XT3), respectively [55]. Examples of work published by LAMMPS include a coarse-grained biological-membrane force field using a Lennard-Jones potential was used to model the changing shape of a red blood cell [56] for 1500 μs, a simulation of collision-induced absorption of a gas mixture of argon and xenon [57], and a simulation of a radiation-induced cascade in a cubic polymorph of silicon carbide [58].

C. AIMD performance

Currently, using hundreds of nodes of a supercomputer, CP2K is able to simulate systems of 100-900 atoms for 50-80 ps [14], [59]–[63]. The LS-SCF uses an approximation based on the locality of the dominant forces applied at the level of the density matrix [14], [64] allowing for simulation of thousands of atoms: the energy of over 6,000 atoms can be calculated in under a minute [65], and AIMD can be performed at production-level for these system sizes with similar timings [59]. Currently, systems of a thousand or more atoms can be simulated at this level for a sufficient amount of time to compare results with experiments: researchers have recently been able to calculate important phenomena with this method [60]–[62], [66], [67].

IV. PERFORMANCE IN MD: THE IMPORTANCE OF SPEEDUP AND TIME-TO-SOLUTION

Source portability has been achieved by all four programs for most currently existing leadership-class supercomputing resources. All four codes use standard languages, either C/C++ or FORTRAN, standard APIs, and mostly standard libraries. In addition, each program is able to achieve high performance on a number of different HPC platforms, delivering the BOP in its subfield. Because of this, these programs’ Penncook scores would be 100%, however they would have achieved this score not by being portable, but by means of arduous porting to each platform. Thus when a new platform appears, there is no guarantee that this same level of performance would be quickly attained on it. In order to estimate the performance portability of these BOP programs on some new platform, we analyze their PP in terms of their programmatic components, using a metric similar to (2).

A metric for the performance portability of these four BOP MD programs with respect to the set of their main accelerating
programming components, or $PP_{MD_c}$, will be defined as follows:

$$PP_{MD_c}(a, p, Q) = \begin{cases} 
\frac{|Q|}{\sum_{i \in Q} S_i(a, p)}, & \text{if } |G| - |Q| \neq 0 \\
\text{and } |G| - |Q| \neq |G| \\
1, & \text{if } |G| - |Q| = |G| \\
0, & \text{if } |G| - |Q| = 0,
\end{cases}$$

(3)

where $|G|$ is the cardinality of the set $G$ of algorithmic or programmatic components that significantly accelerate a best-performing application $a$, $|Q|$ is the cardinality of the set $Q$ of all non-portable such accelerating components of $a$, $p$ are the parameters used in $a$. $S$ is the speedup that this non-portable component $i$ of the application provides to the program: $S_i = T_0/T_i$, with $T_i$ the time-to-solution with the use of $i$, and $T_0$ the time-to-solution without $i$.

We define elements of $G$ in a coarse-grained way, as one of the following acceleration levels: instruction-level (device or machine), thread-level, process-level, or library-level. At this time we assume the components do not influence each other and can be measured separately (which is indeed true for the components studied here). If a large majority of the performance of a program comes only from portable elements, each term in the sum in the denominator of (the first case of) (3) will be close to 1, and the performance portability $PP_{MD_c}$ will be close to 100%, which is desirable. We see the source portability requirement as essential to any further analysis of performance portability, and thus we set $PP_{MD_c}$ if $|G| - |Q| = 0$ to zero in case three. If the values of $PP_{MD_c}$ for a given BOP are not close to 100%, this indicates that a large number of accelerating components would have to be replaced with portable alternatives providing comparable speedup in order to achieve a performance-portable version of this application for future platforms. Careful analysis of each component can help fuel the development of portable tools which can deliver required acceleration at each of these levels. The $PP_{MD_c}$ score does not depend on a concept of a theoretical peak of some type, which may be difficult to estimate.

Addition of a large number of components $Q$ which only minimally accelerated performance would inflate the $PP_{MD_c}$ score; however, there are a limited number of possible choices for all but the library level, thus $|Q|$ is bounded by a low number for all but libraries. We consider libraries as those elements not developed by the program developers themselves, so this increased score would not hide a large amount of extra worker hours. The definition in (3) does not yet include a way to use results from multiple machines. In this initial analysis, we decided to average the value of $S_i$ obtained for each machine before entering this into (3) for each component $i$, to give the values for Final $PP_{MD_c}$ listed in the tables below. For the analysis we perform in the following sections, the simulation details such as time-step size and ensemble,
mentioned above, will not matter as we only compare speed-ups in performance within a given program, for identical parameters.

V. EVALUATION OF PP\textsubscript{MD} AND RESULTS

The following non-portable components help to achieve optimal performance: CUDA-C, architecture-specific SIMD intrinsic functions, interfaces with low-level communication APIs, and vendor-specific libraries. Sections of code written in CUDA-C, currently only compatible with NVIDIA GPUs, are not considered portable components: all sections of code currently using CUDA-C would have to be rewritten for a different GPU with competitive performance. For optimal performance on many-core, multicore, and the CPU portion of heterogeneous architectures, architecture-specific SIMD instructions, whether using intrinsic functions or vector instructions, are often required. In fact, without the use of SIMD, a majority of the processor’s capacity may be unused by a program, and compilers are not highly effective at auto-vectorizing code at compile time, due to uncertainty about whether various parallelization is allowable [68]. Highly tested and optimized SIMD instructions can take a long time to perfect and are architecture specific, thus they are also non-portable components. The use of standard high-performance libraries is often recommended as a performance portability solution [69], but can be problematic. While these libraries can provide a portable increase in performance without the need for rewriting by the domain scientist, a particular vendor may provide a version that is superior to those provided by other vendors for their particular machines, and thus performance may be greatly decreased on these other architectures.

A. NAMD

NAMD was allowed early access on OLCF Summit [70] as a part of the Center for Application Readiness (CAAR) program [71], so the program has been tested on Summit as well as the other applications we studied. Thus we were able to assess a portion of PP\textsubscript{MD,c} on this machine. Summit uses IBM Power System AC922 nodes, each containing two IBM POWER9 processors and 6 NVIDIA Volta V100 GPUs [72]. NAMD uses the Charm++ parallel framework for its parallelization [37], which is able to utilize MPI, or, for more efficient performance, the native lower-level communication API (LLCA) [37], [73], which is system dependent and therefore this interface with Charm++ is not portable. The LLCA for Summit is IBM’s Parallel Active Messaging Interface (PAMI) [74].

We built and tested NAMD on Summit with and without PAMI with Charm++. We used the GPU for these tests as well. To estimate the speedup with and without CUDA, new versions of which are currently under active development, we supplemented with an average over recently published reports on Titan, Blue Waters, and Stampede [50], [75], [76]. This number may actually be greater once new GPU work is completed; in fact, NAMD plans to use the GPU for the entirety of the calculation in future versions [77].

We used two standard NAMD benchmarks, the 21 M atom satellite tobacco mosaic virus (STMV) system [50], [76], [78], [79], with 40 nodes, and the 224 M atom STMV system with 400 nodes, with an MPI build, and with a PAMI build. Both builds used the latest version available as of June 2018, and GPU-offloading components that are currently being used in the Summit testing process [77]. Jobs used the following jsrun parameters: resources per host, 1; CPUs per resource, 42; GPUs per resource, 6; and the following NAMD run configuration: -ppn 41 +pemap 4-83:4,88-171:4 +commap 0. Both systems used a 2 fs timestep, and long-range electrostatics using PME every 3 steps, facilitated by the Verlet 1 r-RESPA multiple-time-stepping scheme, and using rigid bonds on all hydrogen atoms. Figure 2 illustrates the results, each averaged over 6 runs, for both systems tested, for MPI and PAMI versions. For both systems, use of the direct LLCA interface instead of MPI provided a speedup of 1.9×. Table I displays the performance portability component scores and the final PP\textsubscript{MD,c} score of 43%.

<table>
<thead>
<tr>
<th>Non-portable component</th>
<th>Speedup provided (×)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CUDA-C</td>
<td>2.7</td>
</tr>
<tr>
<td>Charm++ LLCA</td>
<td>1.9</td>
</tr>
<tr>
<td>Final PP\textsubscript{MD,c}</td>
<td>43%</td>
</tr>
</tbody>
</table>

* Averages from published NAMD benchmarks, [50], [75]

B. GROMACS

We built and tested GROMACS version 2016.1 with a 1.1 M atom system on Titan, an OLCF Cray XK7 with AMD Interlagos CPUs, K20X NVIDIA GPUs, and a Gemini interconnect, with and without the GPU extension, and with and without the SIMD layer. GROMACS is written in C/C++, and uses MPI and OpenMP, as well as a heavy use of SIMD instructions via intrinsic functions. The SIMD “layer” is an interface used in the code, with a re-targetable back end; however this re-targeting is performed by the GROMACS developers. GROMACS also uses CUDA-C for its GPU port. We also tested the effects of the SIMD layer using one node of the NERSC Cori Cray XC40 Xeon Phi using a 134,177 atom system, with GROMACS version 2018.2, built with and without SIMD. The Titan version was built with gcc version 5.3.0, and the Cori version was built with the Intel compiler version,
18.0.1. In each case, the SIMD instructions can be turned off using the GMX flags “-DGMX_SIMD=None” in the cmake command line. The architecture-specific SIMD layer for Titan was turned on using “-DGMX_SIMD=AVX_128_FMA” and for Cori “-DGMX_SIMD=AVX_512_KNL.” GROMACS turns on O3 and all other required flags for automatic performance enhancement, even with the SIMD layer off. For the Titan build, we used the GROMACS-provided tuned, single-precision FFTW library, and for Cori, we used MKL’s FFTW. Both systems used MPICH for the MPI implementation. The GPU extension on Titan provided a $2.8 \times$ speedup, and the SIMD layer provided a speedup of $4.5 \times$, when averaged over all node counts tested. On Cori, the SIMD layer provided an astonishing $11.8 \times$ speedup. Therefore, we see that for GROMACS, the SIMD instructions can be more important to the performance than the GPU portions. Fig. 3 displays results for the SIMD layer. For the $PP_{MD_c}$ score for GROMACS, a arithmetic mean over the SIMD results gives a speedup of $8.2 \times$; a harmonic mean may be more unbiased as it avoids over-emphasizing the KNL results, which may be outliers compared to other CPU-based systems (a more in-depth study would have used all machines possible for each program, while in this preliminary analysis we were unable to do so). The harmonic mean is $6.5 \times$. Thus for GROMACS the $PP_{MD_c}$ = $2/(6.5+2.8)=0.22$, or 21%, or with the arithmetic mean for SIMD, 18%; Table II displays this breakdown.

![Graph showing performance of GROMACS with and without SIMD intrinsics](image)

**Fig. 3.** Performance of GROMACS with and without the SIMD intrinsics layer. A: Using NERSC Cori (Cray XC40), a Xeon Phi, 134,177 atoms on one node, 16 MPI ranks with 4 OpenMP threads/rank, 2 fs timestep; performance is the average of five runs. B: Using OLCF Titan (Cray XK7), no GPU, 1.06 M atoms, 4 MPI ranks per node, 4 OpenMP threads/rank. 1.5 fs timestep.

### TABLE II

<table>
<thead>
<tr>
<th>Component</th>
<th>Non-portable</th>
<th>Speedup provided ($\times$)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Titan</td>
<td>Cori</td>
</tr>
<tr>
<td>CUDA-C</td>
<td>2.8</td>
<td>---</td>
</tr>
<tr>
<td>SIMD intrinsics</td>
<td>4.5</td>
<td>11.8</td>
</tr>
<tr>
<td><strong>Final</strong> $PP_{MD_c}$</td>
<td><strong>21% (18%)</strong></td>
<td></td>
</tr>
</tbody>
</table>

**C. LAMMPS**

LAMMPS development has focused heavily on source portability, thus the choice to keep the code confined to a portable subset of C++ and the use of only MPI for parallelization of the core program was made [4], [39], [80]. LAMMPS scales to thousands of nodes on DOE computers using MPI. All other parallelization, including threading with OpenMP, is accomplished by “USER” packages: separate modules that can be added to the LAMMPS build [40]. The Kokkos C++ library is an initiative at Sandia National Laboratories (SNL) to provide performance-portable acceleration options for applications [81]–[83], and has been used to create a Kokkos package for LAMMPS [84], [85]; currently, the only acceleration packages actively supported by the LAMMPS team at SNL are the Kokkos package, and the GPU package [86], (for which support is minimal, [87]). Threading within a node on the CPU can be accomplished with the Kokkos package [81], [84], [85], or alternately, the USER-OMP package [88] or the USER-INTEL package (which also provides SIMD vectorization support and support for the Xeon Phi) [89], and GPU-based acceleration can also use the Kokkos package, or the GPU package [4], [90]–[92]. The GPU package is able to use OpenCL or CUDA-C, but OpenCL threading on CPUs provides reduced performance compared to the USER-OMP package [90]. Furthermore, the support for this package has decreased and we did not test the OpenCL interface. We include this package as a non-portable component.

We tested two builds: the basic build and one with the GPU package, on Titan (Titan, section V-B); we also tried to test the Kokkos package, however, the out-of-the box build of Kokkos within the LAMMPS installation using the latest version of LAMMPS and the recently updated CUDA drivers on Titan was not successful (illustrating the fact that even achieving source portability of a program between various HPC systems is non-trivial). We supplement with the published benchmarks (“Accelerator benchmarks for CPU, GPU, KNL- Oct 2016”), using averages over the three systems for the USER-INTEL (not portable) versus the USER-OMP (portable) packages on the KNL in the $PP_{MD_c}$ score [93]. This published benchmark focuses on one node; $PP_{MD_c}$ scores are thus calculated for a single node only. For the GPU versus MPI-only test, we used the 32 K Lennard-Jones (LJ) benchmark [94], and 16 MPI ranks. The GPU package provided a $1.8 \times$ speedup, using the GPU and 16 MPI ranks, which gave the best performance. On a single node with GPU, LAMMPS achieves an average of 410.5 timesteps/second for this 32 K system with only LJ forces; this performance is much less than single-node performance of the other classical programs (compare to GROMACS, single-node, about 200-300 timesteps/second with approximately 80 K atoms, full electrostatics including PME, and bonded terms [8]). Table III displays these results, with a $PP_{MD_c}$ score of 32%. It should be noted that if considering only the core MPI package $PP_{MD_c}$ would be 1, however, accelerators would be ignored, which may exclude this program from the current analysis.

**D. CP2K**

CP2K uses its own sparse matrix multiplication library, Distributed Block Compressed Sparse Row (DBCSR), to run
its LS-SCF routine. This library optimizes the multiplication of many small matrix blocks; it can use an auto-tuning library for small matrix multiplication (SMM) called libsmm, provided by the developers, for these small block multiplications [64]. DBCSR has been ported to the GPU using a CUDA-C based SMM implementation called libcusmm, and to the KNL [95], [96] using Intel’s version of this library, called libxsmm, that provides Intel-architecture-specific optimizations [97]. Parallel CP2K also uses ScalAPACK and an FFTW library.

We used OLCF Titan (see section V-B), with the Cray LibSci library, to test the GPU port, and Eos, a Cray XC30 with Intel E5-2670 CPUs, which allowed us to use the MKL library and its Multi-threaded FFTW; we ran the LS-SCF 2048 water benchmark (6144 atoms) [65]. We used CP2K version 5.0-branch built with gcc 4.8.5 and CUDA toolkit 7.5, with MPICH for MPI, OpenMP, and the CP2K make flag DBCSR_ACC to turn on the GPU build. We tested CP2K without the libsmm library as this addition requires a time-consuming build procedure that can be difficult within the job scheduling and allocation environment on OLCF systems. We found that use of OpenMP decreased performance compared to using only maximum MPI ranks per node, and results use this configuration. We also considered published benchmarks to estimate the contribution from the Intel-specific libxsmm [65], [97] which we did not test. CP2K-provided, architecture agnostic libsmm seems to contribute approximately $1.4 \times$ speedup, and using MKL and libxsmm can greatly increase the performance of the LS-SCF, although some consideration must be made concerning the increased performance found for the Intel Sandy Bridge versus the AMD Opteron [98]. Our GPU build provided a $4.5 \times$ speedup versus the MPI-only build, using 64 nodes of Titan, which we also compared to published results from HECTOR. Using 1024 cores on Eos and Titan, we estimated the contribution of the Intel environment. We compared this to the Piz Daint results to estimate the contribution from libxsmm. Table IV displays these results.

VI. EXISTING RECOMMENDATIONS FOR PORTABLE DESIGN

We see that none of these BOP programs have a $PP_{MD_e}$ score near 100%. Besides the speedup provided by these components, we can also investigate the code base and thus the programmatic decisions that were made to see how well they align with recommendations for portable software design. Here we review such recommendations from the literature. In 1978, Johnson and Ritchie of Bell Laboratories detailed their experiences creating the C language on the DEC PDP-11, and their attempts to port it to various other machines, first using the native operating system, and then using an accompanying porting of the UNIX operating system [99]. As a result, both UNIX and the C language underwent changes to increase their portability. The current problem of multiple dissimilar acceleration schemes for modern HPC systems mirrors these experiences. A few statements from that paper are especially relevant to present-day portability efforts:

“...we take the position that essentially all programs should be written in a language well above the level of machine instructions.”

The user should not have to be completely familiar with the system hardware in order to program the machine efficiently. In 1973 Hansen, Lawson, and Krogh, also envisioned a portable, standardized numerical linear algebra library to be called by FORTRAN, and whose back-end would be re-targeted for optimal performance, in various assembler languages specific to the particular hardware, by system developers [100]. This idea became reality thanks to the combination of an effort to standardize the BLAS library’s interface and the optimization of these routines by vendors for use with their architectures [101].

“Snobol4 was successfully moved to a large number of machines, and, while the implementation was sometimes inefficient, the technique made the language widely available and stimulated additional work leading to more efficient implementations.”

[99].

While the effort to design portable applications may not result in instantaneously optimal results, long term benefits should pay back these initial costs.

Another lesson is that of the importance of “encapsulation” of machine-dependent sections of the program or application. The UNIX kernel contained approximately 2000 lines of code that were either machine-specific and written in assembler language, or machine-specific device driver, and written in C. The remaining 7000 or so lines of code for the kernel were in C and designed to be mostly portable for multiple machines, and proved to be so [99]. This encapsulation process allows for a clearly defined region that must be addressed for each machine, and greatly simplifies the porting process and its associated division of labor.

Three major themes from these historical efforts still apply with high relevance today:

---

**TABLE III**

<table>
<thead>
<tr>
<th>Non-portable component</th>
<th>Speedup provided ($\times$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPU package</td>
<td>1.8</td>
</tr>
<tr>
<td>Intel package (vectorization and threading)\textsuperscript{a,b}</td>
<td>4.4</td>
</tr>
<tr>
<td><strong>Final $PP_{MD_e}= \text{32%}$</strong></td>
<td></td>
</tr>
</tbody>
</table>

\textsuperscript{a} From published LAMMPS benchmarks, [93]
\textsuperscript{b} USER-INTEL, speedup as compared to USER-OMP package

**TABLE IV**

<table>
<thead>
<tr>
<th>Non-portable component</th>
<th>Speedup provided ($\times$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CUDA-C</td>
<td>4.3</td>
</tr>
<tr>
<td>Intel MKL libraries (and processor)</td>
<td>1.4</td>
</tr>
<tr>
<td>Intel libxsmm*</td>
<td>1.6</td>
</tr>
<tr>
<td><strong>Final $PP_{MD_e}= \text{41%}$</strong></td>
<td></td>
</tr>
</tbody>
</table>

\textsuperscript{* estimated from published CP2K benchmarks, [65]}
• the choice of a high-level programming interface whose back-end is re-targetable by system developers for multiple architectures, and with a formal standardization of the interface via a consensus to provide for its uniformity,
• the encapsulation of machine specific sections of the program, and
• an agreement about the worthiness of the portability effort: that it is worthy even if it results in a temporary reduction in efficiency or functionality, because of the long-term improvements in the application such an effort provides.

Modern guidelines for creating portable software applications share aspects with early guidelines, namely encapsulation of machine-dependent sections, creation of a unified high-level interface, and standardization of the language or application programming interface (API), with a guarantee of community and industry support. In addition, the following recommendations are found in more recent literature:

A. Modularity

A critical element of portable applications is modularity [20], [21]. Of course, some level of modularity is required to satisfy the encapsulation guideline. But in addition to this separation, modularity of distinct subroutines and data structures in the application provide for a way to exchange them, and for easy rearrangement of tasks, data and communication procedures. This is especially important for portable parallel codes, as different architectures may require different course-grained parallelization scheme [102].

B. Portable subset of the standard language or API

Together with the use of a standard programming language, one must determine what the portable subset of this language is [20], [21]. Not all elements of even a standard language are guaranteed to be portable in all situations.

C. Dedicated portable design effort and clear portability goals

While it may be impossible for very large, legacy codes to be rebuilt into a dedicated portable version, it has been noted that for optimal results in creating a portable application, the design, planning, and implementation processes should address portability at every step [20], [21]. Dedicated portability design efforts can often anticipate regions of the code that may require exchange, rearrangement, or redistribution of tasks or data [102]. A clear statement of portability goals is also important for the effort [20]–[22].

D. Summary of recommendations for portability

• High-level programming interface with re-targetable back end that is standardized and supported by a number of both commercial and open-source initiatives.
• Encapsulation of machine specific sections of the program.
• An agreement about the worthiness of the portability effort.

• Modularity of the algorithm sections and the data structures, with an ability to rearrange data storage and even to change the algorithm if required.
• Use of only the portable subset of the standard language.
• A dedicated portable subset of the standard language.

The major caveat of the first recommendation, however, is that the interface developer must be both committed to the portability effort for the long-term, and supported by enough infrastructure to be able to maintain that commitment [20].

VII. FULFILLMENT OF PORTABILITY RECOMMENDATIONS BY THE MD PROGRAMS STUDIED

In this section we analyze the code base of each of the four programs to determine how well each satisfies the recommendations listed in section VI-D. The recommendations listed in VI-D have been condensed into four components of “fulfillment of portability recommendations,” (FPR): Use of high-level, portable languages and APIs, encapsulation of machine-specific sections, the modularity of the program, and the degree of emphasis placed on the use of portable interfaces that are re-targeted by professional programmers working for vendors or open source projects like GNU (and an agreement on the worthiness of this effort). For each, we try to assign a very rough score to quantify compliance: 0 if the recommendation is not met at all, 0.5 if the recommendation is addressed but not completely met, and 1 if the recommendation is well met.

A. NAMD

1) Use of high level programming interface with re-targetable back-end, portable subset of language or API: The speedup provided by the use of the LLCA by Charm++ is considerable. The Charm++ developers are responsible for re-targeting Charm++ to each architecture: currently, IBM is working with Charm++ developers to optimize the PAMI interface for Charm++ on Summit [73], and the build has only been tested using the IBM-provided XL compiler. Charm++ is not a standard API that is ubiquitously provided by vendors and requires the work of an academic group for updates and support, so we rate this framework as only partially portable. NAMD also uses CUDA-C for its GPU extension. Charm++ implements its inter-node threading using POSIX threads which is a standardized execution model and thus is portable. We give this component of FPR a score of 0.5.

2) Encapsulation of machine specific sections: Encapsulation of the machine-specific portions of NAMD, at least for the GPU and LLCA components, is well accomplished. As noted above, the program can be built with an MPI-only interface and without GPU. A score of 1 is given for this component.

3) Modularity of algorithms, code sections and data: Because we are not as familiar with the code-base of NAMD, we were not able to estimate the degree of modularity of the program, aside from the contributions from encapsulation, therefore we did not score this item.
4) Worthiness of portability effort, dedicated portability effort: The worthiness of a portability effort is somewhat acknowledged by NAMD developers; the inclusion of an interface with MPI illustrates this. However, there are no alternatives provided for GPUs other than NVIDIA. Future development plans have included the use of OpenMP 4 for SIMD instructions on the CPU [37]. We give this item a score of 0.5.

B. GROMACS

1) Use of high level programming interface with re-targetable back-end, portable subset of language or API: GROMACS uses SIMD intrinsics for storage and math operations, as well as manual alignment of dynamically allocated variables. Encapsulated layers for the SIMD intrinsics, special allocation routines using new initialization functions, and a magic number for vector width have been created in order to allow for easier porting to each new architecture, while achieving optimal performance. The separated SIMD interface in which the math functions used in bottleneck regions can be written in a particular architecture’s intrinsics can be considered a higher-level API. Each math operation’s intrinsic function is tested extensively to determine the optimal intrinsic choice to minimize clock cycles. This can be a laborious process, as evidenced by the program’s Gerrit code review history of commits: the SIMD intrinsics layer for the MIC architecture was worked on over the course of a full year [103]. Therefore, the amount of effort required from the developers is quite high. The CUDA-C interface which can be turned on or off both at compile time and run time (GROMACS has released a build with openCL that can make use of use of AMD GPUs [104]; this is still under development and does not function as effectively on NVIDIA GPUs as the CUDA-C version). We give this component of FPR a score of 0.5.

2) Encapsulation of machine specific sections: The machine-specific sections of GROMACS are well encapsulated, by the SIMD layer described above, and by separated GPU-based regions. In addition, different algorithmic components that are tuned for specific architectures, such as variable methods for dividing atoms into clusters, which are optimized for different architectures, are encapsulated in the code. We give this component of FPR a score of 1.

3) Modularity of algorithms, code sections and data: GROMACS is modular in some ways, as a result of encapsulation, and in addition, the FFTW library can be swapped out. However, certain algorithmic components cannot be easily exchanged. Within-node threading, currently using OpenMP, cannot be easily replaced. It was realized that it could be beneficial to be able to easily swap the threading libraries, when inadequate performance on some architectures was found to be related to threading. Newer threading libraries that can support thread overlap, and improved tasking and communication, may soon find their way into HPC programs. As a result, it was necessary to perform a manual change of the threading library for GROMACS, in order to incorporate the new Static Thread Scheduler (STS) threading library, which is being developed as a possible OpenMP alternative [105]. This lack of portability of the threading implementation is evidence of insufficient modularity. We give this component a score of 0.5.

4) Worthiness of portability effort, dedicated portability effort: The porting layer cuts down the amount of work by a significant amount. For each architecture, only approximately 3000 lines of code need to be added; however, this work is dense, and technical, and each few lines is tested repeatedly until maximal performance is reached. The inclusion of an internal build of a single-precision FFTW version optimized for the program provides a fast library in the case that a vendor’s version is not as optimized as that of other vendors. This a solution to the problem of differences in performance of standard scientific libraries across platforms. The GROMACS project has recognized the worthiness of portability, and is deserving of a score of 1 here; however, these components of the program must still be ported by the (academic) developers (similar to the Charm++ LLCA interface in NAMD), and not by programmers working for the machine vendors. We must therefore give GROMACS a score of 0.5 for this component of FPR.

C. LAMMPS

1) Use of high level programming interface with re-targetable back-end, portable subset of language or API: LAMMPS core package uses only C++ with MPI, thus it is completely portable to Linux-based HPC systems. The Kokkos package is still under development, and the Intel and GPU packages are not performance portable to all architectures. We give this component of FPR a score of 0.5.

2) Encapsulation of machine specific sections: LAMMPS ports to specific architectures are encapsulated within the packages, giving a score of 1 for this component.

3) Modularity of algorithms, code sections and data: LAMMPS is very modular: threading, accelerators, and all other acceleration including Kokkos is added as a separate package. This component score is 1.

4) Worthiness of portability effort, dedicated portability effort: As we have mentioned above, LAMMPS has focused heavily on portability and thus this component of FPR is 1.

D. CP2K

1) Use of high level programming interface with re-targetable back-end, portable subset of language or API: CP2K uses OpenMP and MPI, and makes use of scientific libraries. In addition, the self-tuning SMM library is able to choose the most efficient small matrix multiplication method for different sized matrices for a particular architecture. However, the use of scientific libraries was found to provide greater increases in performance for particular vendor implementations, for instance, when using Intel’s MKL with threaded FFTW, and the Intel version of SMM (libxsmm). CP2K also uses CUDA-C for its GPU port of DBCSR. An attempt was made to use the OpenMP SIMD constructs, however, performance was found to degrade with this addition [106]. We give this component a score of 0.5
2) Encapsulation of machine specific sections: Encapsulation is attained, with a separate CUDA build, and with all Intel-specific components found in separate libraries; we give a FPR component score of 1.

3) Modularity of algorithms, code sections and data: The majority of the LS-SCF algorithm is in the DBCSR library, thus the entire library could be exchanged. However, DBCSR itself does not seem to be modular to the point of allowing a different SMM library to be easily used instead of libsmm or libxsmm. We give this component a score of 0.5.

4) Worthiness of portability effort, dedicated portability effort: Several aspects demonstrate the consideration of portability, but the use of CUDA-C, and the emphasis on Intel-specific speedups, diverge from this philosophy. We give this component a score of 0.5.

E. Gaps in Compliance

When looking at the FPR scores, we see deficits in a number of items. No program received a 0 for any items, but besides encapsulation, few components received a perfect score of 1, although LAMMPS scored 1 for 3 components. Extensive modularity was lacking, and programmatic choices were often made to maximize speedup over portability. These results point to areas to focus portability efforts.

VIII. DISCUSSION AND RECOMMENDATIONS

For these top-performing programs, optimization was achieved with a number of non-portable solutions. If high-level APIs such as compiler-directive-based interfaces begin to deliver performance that is very close to that achieved by these accelerating programming components, and if standard scientific libraries begin to offer more diverse routines, portability in scientific computing could benefit. Auto-vectorization by compilers is suboptimal [68]; this may be related to the underlying serial nature of the most commonly used languages in programming. Recently, we have seen the inclusion of SIMD constructs into OpenMP 4 [68], and the introduction of GPU-based threading using compiler directives, with both OpenMP and OpenACC [107], [108]. Obtaining SIMD-level optimization comparable to that achieved with intrinsic functions, but using OpenMP constructs, has yet to be tested. Performance of compiler directives on the GPU has varied greatly. With increased performance of these programming models, it may be possible to increase their use in HPC applications, especially given incentives as discussed below. We have also seen the creation of new accelerator-based matrix algebra subroutines such as batched BLAS operations [109]–[111], which could be incorporated as performance-portable solutions. A high level API for dynamic task management that could perform as well as Charm++ could be standardized and provided by each vendor with an optimized back-end for the particular machine, as well as tunable features to apply to different types of programs.

Sufficient program modularity on an algorithmic level was not found in the programs we studied. Parallel programming often requires complete rethinking of an algorithm, and solutions may differ for different architectures [26], [27], [102]. Increased modularity of programs, via a more linear network of separated kernels that can be rearranged and replaced more easily, could increase the developer’s ability to replace threading procedures, linear algebra routines, and data-decomposition procedures.

Many languages have no syntax or semantics with which to express parallelization and to indicate safely parallelizable regions: the abstract machine for languages such as C is serial [112]. While compiler-directive-based APIs can provide necessary information to the compiler, it is possible that a fundamental paradigm shift in language will eventually be required. A parallel language could eliminate much of the difficulty involved in achieving good performance in an easy way on parallel systems, and may eliminate the need for so many machine-level, non-portable solutions.

Performance portability efforts may not be well-supported by the scientific field. As we have shown in this analysis, without the highly optimized, architecture-specific components, performance can be reduced as much as 5-10×. Recent advances in simulation time to multiple microseconds have provided some of the most stringent tests of the models; in some cases, such tests have uncovered errors that were not apparent over shorter simulation lengths [35], [36], [113], [114]. This type of result is highly important, and one that researchers may not be willing to sacrifice for investments in future portability. This contradiction has been noticed even in early studies of performance portability: “performance and portability are important but conflicting concerns,” [26]. Recently, the Overview of the DOE COE’s Performance Portability Meeting in 2017 included the following: “Making use of open standards, libraries, and software abstractions that allow for minimal code disruption without negatively impacting performance potential is the preferred path to programming, but it constitutes a large, as-yet-unsolved challenge.” [115]. We suggest that large granting foundations and supercomputing centers should provide more incentives for the use of performance-portable programs as opposed to simply high-performing programs. Otherwise, the motivation may not exist for domain scientists to suffer a possible loss of results, publications, and grants that could be caused by using a lower-performing but more portable version. Such incentives would help to increase the perceived worthiness of the portability effort, which we have found to be an important aspect of portable application design.

ACKNOWLEDGMENT

A. S. thanks Dmitry Lyakh and O. E. Bronson Messer for helpful discussions. The authors thank Micholas Dean Smith for help with GROMACS building and optimization on Titan, and providing the large test system. This research used resources of the Oak Ridge Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC05-00OR22725, and the National Energy Research Scientific Computing Center, a DOE Office of Science User Facility supported by the Office of Science of
REFERENCES


