search-icon
Workshop
:
Introduction - MCHPC’18: Workshop on Memory Centric High Performance Computing
Event Type
Workshop
Registration Categories
W
Tags
Memory
NVRAM
Parallel Programming Languages, Libraries, and Models
TimeSunday, November 11th9am - 9:02am
LocationD170
DescriptionThe growing disparity between CPU speed and memory speed, known as the memory wall problem, has been one of the most critical and long-standing challenges in the computing industry. The situation is further complicated by the recent expansion of the memory hierarchy, which is becoming deeper and more diversified with the adoption of new memory technologies and architectures including 3D-stacked memory, non-volatile random-access memory (NVRAM), memristor, hybrid software and hardware caches, etc. Computer architecture and hardware system, operating systems, storage and file systems, programming stack, performance model and tools are being enhanced, augmented, or even redesigned to address the performance, programmability and energy efficiency challenges of the increasingly complex and heterogeneous memory systems for HPC and data-intensive applications.

The MCHPC workshop aims to bring together computer and computational science researchers, from industry, government labs and academia, concerned with the challenges of efficiently using existing and emerging memory systems.
Archive
Back To Top Button