BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20181221T160725Z
LOCATION:D167/174
DTSTART;TZID=America/Chicago:20181111T094000
DTEND;TZID=America/Chicago:20181111T101000
UID:submissions.supercomputing.org_SC18_sess170_pec429@linklings.com
SUMMARY:Bringing FPGAs to HPC Production Systems and Codes
DESCRIPTION:Workshop\nAccelerators, Heterogeneous Systems, NVRAM, Workshop
  Reg Pass\n\nBringing FPGAs to HPC Production Systems and Codes\n\nPlessl\
 n\nFPGA architectures and development tools have made great strides toward
 s a platform for high-performant and energy-efficient computing, competing
  head to head with other processor and accelerator technologies. While we 
 have seen the first large-scale deployments of FPGAs in public and private
  clouds, FPGAs still have to make inroads in general purpose HPC systems. 
 At the Paderborn Center for Parallel Computing, we are at the forefront of
  this development and have recently put "Noctua" our first HPC cluster wit
 h FPGAs into production. \n\nIn this talk, I will share some of the experi
 ences we made on our journey from the planning, to the procurement to the 
 installation of the Noctua cluster and highlight critical aspects for FPGA
 s and how we addressed them. Further, I will present results from on-going
  work to port libraries and MPI-parallel HPC codes to the 32 Intel Stratix
  10 FPGA boards in our cluster.
URL:https://sc18.supercomputing.org/presentation/?id=pec429&sess=sess170
END:VEVENT
END:VCALENDAR